A mixed-mode device and circuit modeling environment has been developed that allows the combined simulation ID, 2D and 3D devices together with SPICE-like circuit elements. The work is based on the device simulator SIMUL [l] as well as the circuit simulator CAzM [2] . By extending SIMUL to handle simultaneously more than one device as well as giving it access to the circuit simulator's functionalities it has been possible to combine both simulators' features into a single program (ID, 2D, 3D devices, extensive physical models for power devices, thermal-electric effects and all basic SPICE models).
Introduction
Mixed-mode device and circuit simulators (MDC simulators) respond to the need of both device and system designers in the sense that device designers want to know how devices respond when surrounded by circuits and system designers want t o design circuits in which some devices have no usable analytical model. To satisfy this large spectrum of users, MDC simulators need to offer as many features as the individual device and circuit simulators. This creates an ever increasing complexity on the part of the MDC simulators. We describe here an MDC simulator that allows mixing ID, 2D and 3D devices as well as circuit-level elements. The work is based on the device simulator SIMUL [I] as well as the circuit simulator CAzM [2] . While other mixed-mode device and circuit simulators have been presented ( MEDUSA [3] , GIGA 141, GENSIM [5] , PISCES 161, CODECS [7] ), the originality of this work lies specifically in the possibility to simulate together many devices of different dimensions as well as in its support of a full circuit simulator like CAzM. Previous designs of MDC simulators have focused on connecting existing device and circuit simulators in a fairly rigid fashion. One of the main goals in the development of SIMUL has been flexibility. This has resulted in a very modular program that tries t o separate concepts such as mesh dimension, physics, non-linear algorithms, linear solvers or sparse matrix formats. The next section gives an overview of the organization of the simulator, followed by a description of the program's functionalities and input language. Finally some examples are presented.
Organization of SIMUL
A simplified structure of the simulator can be seen in Fig. 1 . During a Newton-type solution the device and circuit equations are assembled together to form a linear system's right-hand side and Jacobian. SIMUL is written in C++ and uses an object oriented design. New equations are iiltroduced as objects and are linked together through a data manager that works out their dependencies. This object oriented design of the code assures a large independence in the different parts of the code. Thus, for example, the non-linear solver does not need to know which linear solver it is using or the physical models do not need to know the dimension of the underlying mesh. It is this design philosophy which gives SIMUL its generality allowing, for example, the program to be linked siinultaneously to inany circuit simulators. Currently SIMUL is connected to the CAzM simulator and to a yet unnamed circuit simulator developed in our laboratory.
A key concept used in SIMUL is the possibility to merge variables from the different equations. This technique is inspired from the node merging used in the modified node analysis (MNA) method for circuit analysis. We define the merging of two variables x and y as replacing every occurrence of y by x and replacing the two equations associated with x and y by a single equation. Usually these equations represent the current, heat flow or charge mismatch, thus the merged equation is the sum of the individual equations. The use of variable merging allows the different device and circuit elements to be connected through the merging of connectivity nodes. Figure 2 shows how this is used to connect two devices with a resistive or non-resistive contact. Variable merging also facilitates implementing device structures that share common values such as floating gates. 
Functionality and Input language
The SIMUL input language offers all the necessary flexibility to perform complex simulations. Figure 3 shows an example of the SIMUL input language. The different device parameters such as the selection of the physical models or the desired precision can all be given independently for the different devices or circuits. A connectivity netlist is given as well as a series of numerical solve operations to be performed. The solver supports both coupled equations as well as Gummel iterations and a two level Newton solver (uses non-linear elimination). These can be performed on single devices, the full system or a specific set of devices and circuit elements. This flexibility is often necessary to construct a correct initial solution. Finally, SIMUL allows transient, quasi-stationary and small-signal analysis simulations using either a direct, iterative or domain decomposition linear solver. The domain decomposition solver splits the linear solve over the devices and the circuit and allows pivoting in the circuit part of the system. System { Devlce "mct" { Devfce "mct" "vl" (1 ="anodew) Electrode { Devlce "dlode" "dlo" (O="hlgh" l="anodel') { NumbeeO Voltage=O } CAZM ("anode"="anode" "hlgh"="hlgh"){ ... ... 
Examples
Three examples of simulation results are presented. Figure 4 demonstrates the mixedmode multi-dimensional features of SIMUL with a transient simulation of a recitifier in which each diode is modeled differently with a ID, 2D or 3D device or with a SPICE model. Figure 5 shows the schematic used in simulating the influence of the gate resistance (Rg) on an IGBT's turn-off behavior when connected to a diode and snubber circuitry. Here the IGBT and the diode are simulated as 2D devices (700 and 300 vertices), the snubber diodes are 1D devices (228 vertices) and the additional circuitry use circuit models. Two simulation were performed with a gate resistance of 2R and 20R. They required 3972s (97 time steps) and 3329s (91 time steps), respectively, on a SPARCstation 10. Figure 6a and 6b show the influence of the gate resistance on the IGBT's anode voltage and gate voltage when the gate is ramped from 15V to OV in 500ns. Figure 7 shows the influence on the current through the IGBT. Finally, Fig. 8 shows MOS C-V curves that were computed using SIMUL'S small-signal capabilities. These curves were computed by connecting a MOS diode to a circuit voltage source. A quasi-static ramping of the voltage source is performed in which a small-signal analysis is computed. 
